Organic field-effect transistors ͑OFETs͒ are receiving significant interest due to their potential applications for large-area, low-cost flexible electronics, like displays, smart pixels, and radio frequency identification tags.
1-3 For largearea and low-cost processing, solution-processed OFETs are preferred. Solution-processed p-channel OFETs ͑Refs. 4 and 5͒ with saturation mobility values up to 0.7 cm 2 / V s and solution processed n-channel OFETs ͑Ref. 6͒ with electron mobility values up to 0.85 cm 2 / V s have been reported recently; however, the operating voltage of these transistors are still very high ͉͑20͉ to ͉60͉ V͒. Integration of suitable gate dielectric materials with high capacitance density is very important to achieve low voltage operation in these OFETs for practical electronic circuit applications. Various methods have been reported to get a high capacitance density by developing high-k gate dielectric materials, [7] [8] [9] and low-voltage transistors have been demonstrated with pentacene. However, reports on low-voltage solution-processed OFETs with high-k gate dielectrics are scarce. Atomic layer deposition ͑ALD͒ is a simple technique that provides highly conformal, defect-free dielectric layers at relatively low temperature and low cost 10 and provides high quality dielectric layers ͑such as Al 2 O 3 ͒ for low-voltage OFETs.
11
In this letter, we report on high performance, lowvoltage, solution-processed n-channel OFETs with high-k HfO 2 gate dielectrics ͑HfO 2 , k ϳ 15͒ grown by ALD. ͓6,6͔-phenyl C61 butyric acid methyl ester ͓͑60͔PCBM͒ is used as the organic semiconductor with top Ca metal source/ drain ͑S/D͒ electrodes. Fullerene-based compounds are known to be promising candidates for solution-processed n-channel OFETs, [12] [13] [14] [15] and ͓60͔PCBM is a widely studied fullerene derivative. 12, 14, 15 A 50 nm HfO 2 layer deposited by ALD with a thin buffer layer of divinyltetramethyldisiloxanebis͑benzocyclobutene͒ ͑BCB͒ on top acts as the gate dielectric. BCB was chosen to minimize electron trapping at the dielectric/semiconductor interface, which is a primary limiting factor for n-channel conduction. 16 We demonstrate overall high performance in these OFETs with ͓60͔PCBM while also achieving low voltage operation ͑3 V͒. Channel length scaling is studied with varying channel lengths ͑L͒ ͑25-200 m͒, and contact resistance is extracted. We also investigate the stability of these devices under multiple transfer characteristics scans and under continuous electrical bias stress.
OFETs were fabricated on a heavily doped n-type silicon substrate ͑resistivity Ͻ0.005 ⍀ cm, also serves as gate electrodes͒. A schematic of the device and the chemical structure of ͓60͔PCBM are given in Fig. 1͑a͒ . First, the SiO 2 layer from both sides of the wafer was etched away by wet chemical etching with 6:1 buffered oxide etchant. Ti/Au ͑10 nm/ 100 nm͒ metallization on the backside of the substrate was done to improve the gate electrical contact. HfO 2 ͑50 nm͒ was deposited using ALD by alternating exposures of tetrakis͑dimethylamido͒hafnium͑IV͒ ͑from Aldrich͒ and H 2 O vapor with a substrate temperature of 200°C using a Savannah100 ALD system ͑Cambridge Nanotech Inc.͒. The substrates were cleaned with O 2 plasma for three minutes before and after HfO 2 deposition. The HfO 2 dielectric surface was passivated with a thin buffer layer of BCB ͑Cyclo-a͒ Author to whom correspondence should be addressed. Electronic address: kippelen@gatech.edu. tene™, Dow Chemicals͒ diluted in trimethylbenzene in a 1:20 ratio and spin coated at 3,000 rpm for 60 s to provide a very thin uniform layer. The samples were then annealed at 250°C for 1 h inside a N 2 glove box for cross linking. The total capacitance density ͑C i ͒ measured from 12 parallelplate capacitors was 71 nF/ cm 2 for HfO 2 / BCB ͑reduced due to the BCB layer͒. A bare 50 nm thick HfO 2 layer has a C i value as high as ϳ245 nF/ cm 2 with leakage current density below 10 −8 A / cm 2 under an applied field of 2 MV/cm. A thin layer of ͓60͔PCBM ͑Solenne B.V., 99.5%͒ was deposited on the substrates by spin-coating from a solution in chlorobenzene ͑10 mg/mL͒ at 1000 rpm for 60 s. A 150 nm thick Ca layer ͑work function 2.9 eV͒ was deposited through a shadow mask to act as the top S/D electrodes.
The samples were transferred in a vacuum-tight vessel without being exposed to atmospheric conditions into another N 2 -filled glove box ͑O 2 , H 2 O Ͻ 0.1 ppm͒ for electrical testing. The electrical measurements were performed using an Agilent E5272A source/monitor unit. Output ͑I DS versus V DS ͒ and transfer ͑I DS versus V GS ͒ characteristics were measured ͑dwell time= 20 to 50 s, integration time= 6 ϫ 80 s͒ for the devices, and field-effect mobility ͑͒ values and threshold voltages ͑V TH ͒ were measured in the saturation regime from the highest slope of ͉I DS ͉ 1/2 versus V GS plots using the saturation region current equation for standard transistors. For the study of stability under a constant bias, the time-dependent decay of I DS was tested under the following two different dc biasing conditions: ͑a͒ in linear operating regime ͑V GS =3 V, V DS = 0.5 V͒ and ͑b͒ in saturation regime ͑V GS = V DS =3 V͒ for 1 h. To study the operational stability, the devices were repeatedly stressed by measuring transfer characteristics in the saturation regime 50 times with a 1 s waiting time between cycles. 17 Devices with larger L ͑200 m͒ provide higher saturation mobility ͑0.14 cm 2 / V s͒ in comparison to the shorter L. Interestingly, the electron mobility values are similar to our previously reported values ͑varying from 0.11 to 0.13 cm 2 / V s͒, with the operating voltages reduced by ten times ͑30 to 3 V͒ in this case. 17 To explore the effect of channel length scaling on V TH and , both parameters are statistically plotted over the inverse of channel length ͑L −1 ͒ with a W = 2000 m. Figure  2͑a͒ shows the plot of V TH with L −1 , which shows that the devices show almost unchanged V TH on the scaling of L in the studied range However, decreases upon scaling L ͓see Fig. 2͑b͔͒ from 200 down to 25 m due to the contact resistance at the metal/organic interface. For a better understanding of the effect of the contact resistance ͑R C ͒ on the , the R C in each type of device was extracted using a transmission line method based on the dependence of the currentvoltage characteristics on L. A set of devices L ranging from L =25 to 200 m and a fixed W = 2000 m was used to calculate the R C values at a low V DS of 0.5 V for V GS values ranging from 1 to 3 V. In the linear regime, the overall device resistance R on can be considered to be the sum of the channel resistance ͑R ch ͒ and the R C , as already explained in the literature. 18, 19 The R on here is calculated by dividing the V DS by I DS at V GS values of 1, 1.5, 2, 2.5, and 3 V in the linear regime ͑V DS = 0.5 V͒. Figure 2͑c͒ shows the plot of R on W versus L. The width-normalized contact resistance ͑R C W͒ was calculated by extrapolating R on W to L =0 m using the y intercept of plots of R on W versus L, and R C W for different V GS are plotted in Fig. 2͑d͒ . The R C W drops to 18 k⍀ cm, at a gate voltage of V GS =3 V. Figure 3͑a͒ shows the time-dependent decay of I DS under a constant dc bias stress in the linear operating regime ͑V GS =3 V, V DS = 0.5 V͒ as well as saturation regime ͑V GS = V DS =3 V͒ over 1 h for these devices. The current decay in both cases exhibited typical features of bias stress instability showing an exponential decay function with extremely low decay in I DS of 6% and 7% after one hour in the linear and saturation regimes, respectively. The transfer characteristics were measured right before and after the constant bias stress to determine the threshold voltage shift ͑⌬V TH ͒ and change in . After 1 h of stressing at V GS =3 V, V DS = 0.5 V, a nominal decrease of 3% in was observed, with a very small ⌬V TH of 0.01 V. In the saturation regime ͑1 h stressing at V GS = V DS =3 V͒ the decrease in was 1%, with a low change in ⌬V TH of 0.06 V. To check the reproducibility of the electrical characteristics, the transfer characteristics of the devices were scanned 50 times with a time interval of 1 s between scans in N 2 . The superimposed measured transfer curves from the first ten cycles and the last ten cycles are shown in Fig. 3͑b͒ . The shape of the successive transfer curves remained almost unchanged during multiple scans, indicating a good electrical stability and reproducibility for devices under normal operation, resulting in the reliable extraction of device parameters. Both of these studies show that these OFETs have extremely good electrical bias and operational stability, which is very important for the reliable operation of organic devices and circuits. In summary, solution-processed n-channel OFETs based on ͓60͔PCBM with very low operating voltages ͑3 V͒ were demonstrated by integration of high-k hafnium dioxide gate dielectric grown by ALD with a thin buffer layer of BCB on the top as the gate dielectric layer. Ca was used as S/D electrodes to achieve overall high performance. The devices exhibited excellent n-channel performance with an average electron mobility up to 0.14 cm 2 / V s at operating voltages below 3 V. The extracted R C W was as low as 18 k⍀ cm at V GS = 3 V. These devices showed stable electrical behavior under multiple scans and low threshold voltage instability under continuous electrical bias stress when tested in inert atmosphere. FIG. 3 . ͑Color online͒ ͑a͒ Decay of I DS measured during bias stress experiments in the linear ͑V GS =3 V, V DS = 0.5 V͒ and saturation regions ͑V GS = V DS =3 V͒. ⌬V TH and ⌬ were determined from the transfer characteristics measured right before and after the constant bias stress. ͑b͒ Superimposed transfer characteristics of the first ten scans and the last ten scans during a 50-time scan test with 1 s rest time between cycles.
